

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/96	Serial No. 10/551,891
	Applicant(s) VORBACH	
	Filing Date August 28, 2006	Group Art Unit 2183

**U.S. PATENT DOCUMENTS**

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	4,151,611	April 24, 1979	Sugawara et al.			
	5,036,493	July 30, 1991	Nielsen			
	5,568,624	October 22, 1996	Sites et al.			
	5,581,734	December 3, 1996	DiBrino et al.			
	6,078,736	June 20, 2000	Guccione			
	6,212,544	April 3, 2001	Borkenhagen et al.			
	6,624,819	September 23, 2003	Lewis			
	6,725,334	April 20, 2004	Barroso et al.			
	7,759,968	July 20, 2010	Hussein et al.			
	2002/0099759	July 25, 2002	Gootherts			
	2003/0154349	August 14, 2003	Berg et al.			
	2007/0083730	April 12, 2007	Vorbach et al.			

**FOREIGN PATENT DOCUMENTS**

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

**OTHER DOCUMENTS**

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Culler, D.E; Singh, J.P., "Parallel Computer Architecture," Page 17, 1999, Morgan Kaufmann, San Francisco, CA USA, XP002477559.
	Short, Kenneth L., <u>Microprocessors and Programmed Logic</u> , Prentice Hall, Inc., New Jersey 1981, p. 34.
	Webster's Ninth New Collegiate Dictionary, Merriam-Webster, Inc., 1990, page 332 (definition of "dedicated").
EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	